Search

Analog Layout Engineer

PublishedPublished: 6/14/2022
Technology

Job Description

Type: Long-Term Contract

\n

Role: Analog Layout Engineer

\n

Location: Bay Area, CA

\n


\n


\n We're looking for an Analog Layout Engineer opportunity with one of our direct clients

\n

.Candidates open to relocating are welcome

\n


\n

.
\n We're looking for engineers with 8+ years of experience and strong hands-on expertise i

\n

    \n
  • n:Analog Layout Desi
  • \n

  • gnAdvanced process nodes (2nm, 3nm, and 5n
  • \n

  • m)High-Speed Analog Layo
  • \n

  • utCustom layout of LDO, ADC, and SERDES bloc
  • \n

  • ksCadence Virtuoso
  • \n

  • XLDRC, LVS, and physical verificati
  • \n

  • onLayout matching, shielding, parasitic extraction, and layout optimizati
  • \n

  • onClose collaboration with Circuit Design and Physical Design tea
  • \n

\n


ms

Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...