Search

Senior/Principal Hardware Engineer - High-Speed RF / Signal Integrity (On-site)

PublishedPublished: 6/14/2022
Technology

Job Description

About Polaris Electro-Optics

\n


\n

Polaris Electro-Optics is a rapidly growing photonics company developing breakthrough

\n

optical interconnect technology for data centers, AI, and high-performance computing.

\n

Their proprietary FenGlass™ platform integrates ferroelectric nematic materials into silicon

\n

photonics, enabling faster, compact, and more energy-efficient solutions. Located in San

\n

Diego and backed by substantial funding, Polaris is scaling to meet demand from hyperscale

\n

customers and transceiver suppliers.

\n


\n

Role Summary

\n

We are looking for a Senior or Principal Hardware Engineer to own the high-speed electrical implementation and signal-integrity validation of next-generation optical interconnect hardware.

\n

This role is highly hands-on and focused on the RF and signal-integrity implementation of next-generation optical interconnect hardware. The engineer will work closely with internal photonics, systems, packaging, and test teams to translate system-level requirements into robust high-speed electrical interfaces and hardware, then carry those designs through simulation, fabrication, bring-up, characterization, and qualification.

\n

The role will also serve as a key technical interface to OSATs, substrate and PCB vendors, connector suppliers, and high-speed component partners.

\n

Responsibilities

\n

    \n
  • Design high-speed PCBs and contribute to substrate/SLP electrical interface definition for >100 GBaud-class signaling.
  • \n

  • Work with OSATs and substrate vendors on SLP stack-up, routing constraints, bump interfaces, manufacturability, and high-speed electrical performance.
  • \n

  • Own the architecture and implementation of high-speed electrical interfaces and RF hardware for optical interconnect systems.
  • \n

  • Perform pre-layout and post-layout SI analysis using S-parameters, channel simulation, and electromagnetic simulation as appropriate.
  • \n

  • Define high-speed interfaces between test equipment, MZM drivers, TIAs, photonic modules, and host electronics.
  • \n

  • Work closely with photonics, package, systems, and test engineers to optimize electrical/optical co-design.
  • \n

  • Lead high-speed board bring-up, debug, characterization, and failure analysis.
  • \n

  • Define and execute qualification plans for high-speed PCB and substrate interfaces, including insertion loss, return loss, crosstalk, impedance, skew, and signal-quality validation.
  • \n

\n

Qualifications

\n

    \n
  • B.S., M.S., or Ph.D. in Electrical Engineering or related field.
  • \n

  • Significant industry experience in high-speed hardware and signal-integrity design.
  • \n

  • Strong background in signal integrity for multi-tens-of-GHz electrical interfaces.
  • \n

  • Experience designing and bringing up high-speed PCBs using low-loss or hybrid RF stack-ups.
  • \n

  • Deep understanding of differential signaling, transmission lines, impedance control, reflections, loss, crosstalk, and power integrity.
  • \n

  • Experience with S-parameters, VNA measurements, oscilloscopes, high-speed pattern generators/BERTs, and related RF test equipment.
  • \n

  • Experience with one or more SI/EM tools such as Ansys HFSS/SIwave, Cadence Sigrity, or equivalent.
  • \n

  • Comfortable working hands-on in the lab and debugging first-of-kind hardware.
  • \n

  • Able to make technical decisions with incomplete information and rapidly converge toward a working system.
  • \n

\n

Preferred

\n

    \n
  • Experience with optical transceivers, silicon photonics, linear-drive optics, or SerDes interfaces.
  • \n

  • Experience with 50 GBaud or >100 GBaud PAM4 electrical links.
  • \n

  • Experience integrating linear MZM drivers and TIAs.
  • \n


  • \n

  • Familiarity with IEEE 802.3, OIF CEI, or related datacom standards.
  • \n

\n


Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...
Loading...